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1.0 INTRODUCTION AND SUMMARY
This report summarizes the effort on Contract NAS 8-32607, which
involved determination of those factors affecting the cost of electronic sub-
systems utilizing LSI microcircuits,` and development of the most efficient
methods for low-cost packaging; of LSI devices as a function of density and
r eliability.
This one-year program has been divided into three Tasks as follows:
TASK 1. Cost F acto r ^j Study
Perform a cost study to identify all the factors involved in packaged
electronic subsystems as a function of density and reliability. The
study should encompass LSI devices parkaged both by hybrid
technology and standard discrete packaging.
TASK 2. Study Areas
Based on an analysis of the cost factors determined in Task 1; pro-
vide recommendations for study in the area(s) that show the most
promise for cost reductions in high density packaging.
TASK 3. Packaging Implementation
One specific high cost impact area in hybrid packaging has been LSI
chip testing and bonding. Beam-tape technology has been estab-
lished as a viable and cost saving technique for producing high-
volume discrete device packages. Many types of semi-conductors
are currently available on beam-tape and, with few exceptions,
most semiconductors can be adapted to beam-tape. It is required
during this study that a demonstration program be performed to
adapt LSI chips on bea m-tape for hybrid packaging..
lTasks I and lI essentially have been combined to constitute the COST
FACTORS STUDY, which has been expanded at NASA request and by mutual
consent to include limited mathematical modeling. Both the cost factors
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and the nlathernatical modeling area intended for usages as guidelines for they
preparation of wtatheanaatieal pricing models suitablw for computer prograrni-
min8. The conlbinr2d Tasks 1 and 11 previously have been publislhe:d in the
Semi-.Annual Report can this contract (Report No. P78- 1 62, dated 10 Tjvlarcla
1978). This information is repeated herein, after addition of niinor correc-
tions, and expansion in several areas related to process yield.
Task 111 P
 a Packaging lmpltY meantation program comprising denZan-
stsation and testing of tape chip e..€irriear (TCC) processes, was initiated on
contract award, in parallel with Tasks 1 and -U. This effort (reported herein)
has been coniple;tead essentially as proposed and reported during the progran-L,
with demonstratable results in all areas exxe.ept rang burn-in on tape.
Reconu-zendations are included, lanth for future coast factors study
efforts, and for further praeerss refine-merit related to TGC> technology.
LI
rr
r
r
Z, U TECHNICAL DISCUSSION
r
This combination study/development program comprises both the
identification of cost factors related to LSI/hybrid technology, and the demon-
stration of a particular .packaging approach: tape chip carrier technology,
as applied to the adaptation of LSI chips for hybrid packaging.
The Program Schedule of Figure 2-1 'includes the Sub-Tasks involved
in both the cost factors and. the TCC packaging implementation portions of
As indicated in the Introduction and Sumtmarthe .program,	 y Section, the
combined Tasks III have been modified somewhat by NASA/Hughes mutual
consent, and this report . includes results of the modified task.
With respect to Task III, the effort has included TCC tape/wafer
process/.materials evaluation, inner-lead bonding JLB}. evaluation, outer-
[ lead bonding (OLB) evaluation, test sang.ple fabrication, and environmental
testing/data analysis,	 Table 2-1 is a summary/breakdown of Task III
subtasl s., indicating qualitatively the degree of progress achieved on each
of thetas.
r2. 1. TASK$ I AND Il _ COST FACTORS STUDY
To initiate the required cost factors study involving LSI devices
hybrid
	
discretepackaged both by	 technology and standard	 parts assembly
methods, a survey questionnaire was formulat.ed,. and a proposed mailing
list was prepared comprising approximately 100 selected LSI pack=aging
experts and hybrid nzicroel:ectrohic.s .managers. 	 When .this was reviewed .
r
by MSFC personnel, it was determined that interviews with cognizant
Hughes personnel, coupled with a literature survey, would be preferable:,
and that the resulting cost factors data would be more useful than an
industry-wide survey in making -4n initial cost inodel- which could be
r
prograo nied for computer .
 input;
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TASK AND DESCRIPTION
(1977i 119781
5 O	 n G J F M A M J J
7	 2 3	 A 5 6 7 8 9 10 11 12
TASK 1 . COST FACTORS STUDY
A. REVIEW DISCRETE PACKAGING I	 I1	 I
B. REVIEW HYBRID PACKAGING
C. DATA COMPILATION -
TASK II • STUDY AREAS
A. DATA REVIEW
S. RECOMMENDATIONS
TASK III	 PACKAGING IMPLEMENTATION
A. TAPE PROCESS/MATERIALS EVALUATION }
B. WAFER BUMP CROCESS/MATERIALS EVALUATION
1
C. INNER LEAD BONDING EVALUATION
D. OUTER LEAD BONDING EVALUATION
E. TESTS SAMPLE FABRICATION
I
F_ SAMPLE TEST
G. ENVIRONN.ENTAL TESTS
H. DATA SUMMARY/COST ANALYSIS
TASK IV • DOCUMENTATION tt1
A. MONTHLY REPORTS
B. SEMI ANNUAL REPORT
'C. FINAL REPORT DRAFT I
Figure ?-I. Program schedule - NASA Contract No. NAS8-32607,
•^ZiVINAt: U G^I`^Y^
J, ^v pool, Q
TABLE 2-1. PACKAGING IMPLEMENTATION
SUB-TASK BREAKDOWN
CONTRACT NO. NASS-32607. TASK III
12 AUGUST 1676
PLAN	 EXECUTE
A. TAPE PROCESSlMATERIALS EVALUATION 	 PERCENTAGE CU1,1vlETIQN 75W Mlop 12b 60 15 100
AA SELECT T 21. (Al. MOS IBI. AND ECL (C) VEHICLES
A.2 PREPARE TAPE WORKSHEETS (A), 181. (C)
A., PROCURE MASKS (Al. IBI, ICI
AA ALIGN/EXPOSE/DEVFkOP/ETCH TAPES IAI, III). IC)
4411
A.6 FABRICATE UP TO 100 EACH TAPE POSITIONS (A), IBI, ICI
A6 PLATE/PUNCH-OUT PLATING LINKS(FOR GOLD PLATING, PLATE PRIOR TO PUNCH-OUT(
B. WAFER BUMP PROCESSIMATERIALSEVALUATION
B,1 DEMONSTRATE WAFER DC CHARACTERIZATION 181 ONLY
B.2 DEMONSTRATE WAFER BUMPING IA), (BI, ICI (W-Ti/Au)
83 DEMONSTRATE WAFER RE-CHARACTERIZATION (B) ONLY
8.4 DEMONSTRATI_ SHEAR TEST IA), IBI. ICI (SAMPLE BASISI
C, INNER-LEAD BONDING EVALUATION
,i PROCURE ILB COLLETS (THERMOOES AS REOUIRE01 	 _.
C.2 MOUNT AND SAW WAFERS IAI. IBI, ICI
C.3 DEMONSTRATE ILB IAI, IBI, ICII(APPROXIMATELY 40 TAPE POSITIONS EACHI
CA CHECK-OUT PULL-STRENGTH(EXCISE SAMPLES AND DESTRUCTIVE-TEST(
F SAMPLE TEST rRURN-IN STUDY
F.1 DEMONSTRATE GANG BUR N-IN IAI (IN LY(CONTROL SAMPLE NOT BURNED- IN)
F.2 PROCURE CUSTOM TAPE PROBER 1 (B) AND ICI I
F.3 DEMONSTRATE FUNCTIONAL TESTING ON TAPE IAI AND F61(CONTROL SAMPLE NOT FUNCTIONALLY TESTEDI
E. TEST NETWORK FABRICATION
EA FABRICATE TEST NETWORKS FROM EXISTING SCRcENS IAI ONLY
00FRITTEDPD-Ap,1OMIXED-PHASE GOLD; 16CHFPPOSITIONS
PER NETWORK)
E 2 PROCURE 10 CUSTOM HERMEI tC CHIPCARRIERS (HCC'1 FROM
EXISTING HUGHESSTOCK (81 ONLY IW-N,-A
D OUTER-LEAD BONDING EVALUATION
0.1 DEMONSTRATE OLD USING EXISTING TOOLING IAI ONLY(40 CHIPS GOLDIGOLD TIC BOND TO MIXED-PHASE Au AND Pd-Ag
02 DEMONSTRATE OLD TO 10 HCC9 (Cl ONLY IGOLDIGOLOI
0.3 CHECK-OUT PULL STRENGTH (SAMPLE BASIS.
DESTRUCTIVE TESTI
DA DEMONSTRATE NON-DESTRUCTIVE PULL-TEST
G. ENVIRONMENTAL TE5T
GA PREPARE TWO EACH TEST NETWORKS IA) (Nt-Aq AND Au) AND
THEIR CLBCHIPS FOR ENVIRONMENTAL TESTS BY SCRIBING)
BREAKING, SUBSTRATES. AND THEN MOUNTING THEM INTO
STANDARD PLATFORM-TYPE SEALABLE METAL PACKAGES
G.2 PREPARE 10 MCC's ICI. SEALING 7 UNITS
G.3 CONDUCT HIGH TEMPFRATORF" STORAGE TEST PER MIL-STO.BB3.
METHOD 11106.1,CONDITIONC115013 I IAI ONLY
GA CONDUCT '4ERMAI. CYCLING TESTS PER MIL-STD-81 K1 METHOD tOLYT l
CONDITIOK B IAI ONLY INCLUDE UNSFALED CONTROL SAMPLES
4.5 REPEAT PULL TESTING ON A SAMPLE BASIS
G.6 CONDUCT Bb Eb MOISTURE RESISTANCE TEST IAI ONLY(INCLUDE UNSEALLO CONTROL SAMPLES)
H. DATA SUMMARYJCOST ANALYSIS
d=H,11 CONSOLIDATE AND EVALUATE DATAH.2 PUBLISH DATA Z-3
C • st Factors Data Search
Table 2-2 summarizes the computerized cost factors data search,
from which the most promising abstracts were selected. Abstracted data in
the foam of table, graphs, and key sentences were clipped from the ZZ5
reviewed reference articles and organized in the form of a data summary.
In addition, a brief search of the microelectronics technical literature
resulted in several other articles of interest.
In-House Cost Factors Data Search
Four Hughes facilities were surveyed through personal interviews with
pertinent people in the pricing, estimating, and planning areas. These sites.
include both prototype and production areas. Most Hughes electronics sub-
-	 4.
s.ys.tems are intended for military systems, including avionics, missiles,
and ground systems applications.
Taste Re-Direction
In November 1977, Tasks I; 'II were expanded to include maUiematical
modeling information which will be more directly applicable to the desired
computer programming. The distribution between cost factors data and the
TAB LE . 2-2. COMPUTERIZED. COST FACTORS DATA CLASSIFICATION
1	 General	 Miscellaneous observations and data ahoutthe inipact
.
	
	 of L5I device manufacturing technology on the elee-
tranics 'industry,
2. Specific
	
	
Cost comparison data of circuits en ploying LSI
devices, Representative factors found to be related
to dollar figures.
 include: chip density, chip area,
memory chip capacity ,
 gate den, ity, interconnection
types, density, ceramic vs. epoxy boards, packaging
nxethodology; and cost trade-offs pertaining to"systems
Within which t SIs could be or have been used.
3. Cost Projections	 Involr ing etectronic systems using LSI devices, plus
similar projections related to the 1,SI devices
themselves.
4.. Cas.t . hlodels	 Two 111odels were:found.in the references.
2-4
I
mathematical models, as accomplishtid during this combined Task, is
summarized in Table 2-3.
2, 1. 1 Cost Factors.
The printed wir,ag board (PWB) cost factors listed in the Fallowiig
discussion were collected by interviews with engineering, estimating ., and
planning personnel at four different Hughes locations. These areas have
years of experience in both prototype and production fabrication and assembly
of PWBs for missile systems, airborne radar systems, ground systems,
space systems, and other military applications.
Cost factors can be broadly categorized into many basic divisions,
including areas such as indirect/direct, recurring;'nonrecur ring, and nianu-
facturing,-'eng. ineering, For purposes of this study, the cost factors have
been divided into three classifications:
•	 Nonrecurring cost Factors
s Manufacturing cast factors
• Production support cost factors
A listing of the major cost factors in the basic PWB areas (Fabrica-
tion and Assembly) has been prepared for each of these three classifications,
giving a total tabulation of the following six separate cost factor listings:
1. Nonrecurring Cost Factors Associated with PW13 Fabrication
TABLE 2-3, TASK I/11 DISTRIBUTION BETWEEN COST FACTORS
DATA AND MATHEMATICAL MODEL.IiNG
2. Manufacturing Cost Factors Associated with PWB Fabrication
3. Production Support Cast Factors Associated with PWB
Fabrication
4. Nonrecurring Cost. Factors Associated with PWB Assembly
5. Manufacturing Cost Factors Associated with PWB Assembly
6.. Production Support Cost Factors Associated with PWB Assembly
Both .Production Support and Manufacturing cost factors normally are
"recurring. " Basic administrative costs may or may not be charged directly
to a program. Usually such costs are a part of the company's general
administrative and overhead expenses. Specific program management costs
incurred by direct labor personnel.h .owever, would be a significant recurring
cast .factor and as such, should be accounted for in any mathematical model
for pricing.. The time of a shop supervisor or foreman would be an example
of a direct administrative cost. Administrative costs can indirectly affect
the total pricing picture if they appear as a part of the burdened labor rate
Nonrecurring Cost Factors Associated with PWB Fabrication
Table 2-4 is a listing of the primary nonrecurring cost factors
asso.ciat?d with the fabrication of PWBs. Several of these factors will be
affected if the task is done automatically, such as with the aid of an auto-
mated design facility. For example, a manual. PWB layout can be digitized,
resulting in:
1. A set of 1:1 masters
2. A drill tape far. numerically-controlled hole dr hint
3. A testing program
4... A set of released drawings.
Certain of these nonrecurring costs are dependent on the-cordP le xity
of PWB design le. g. , number of conductor lines, number of layers, or card
density'). using computer -aided design for example, it may cast $250 per
layer to produce reduced masters for a low density PWB and $350 per layer
for. a high density PWB.. In addition, ..a highly complex .board will require
considerably more engineering design time than will a simple board. lay
using an Interactive Graphic System, the time spent for engineering design
c.an..be .reduced.
2-6
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Manu&cturing qurt Factors Associated with PIu13 Fabrication
A listing of the fifteen major manufacturing cart factors involved in..
the fabrivatio of printed wiring boards to ohm, n in Table 24. In mantas
facilities, quAlityf control (OC), Inspectio n , and tootirig toot factor® are
compiled sopae -ratoly, rathe r than being included n,% part of manufacturing
east*. 'berating and QC also could be creole ide red as a pa apt of .Pruductiuft
Support, Automation primarily enters the picture in hole drilling and testing.
P raductia. Support Cost Fik etcarar Associated with PWB .Fabrication
The two most important production support cost.facto.rss .atret
1, Courdinatiun and dispatch. This could be about 15 percent of
eta curt,]; it includes the planning, labor, and `paa.ptarwork
..nocesaaarr to move P1^ r . betw esen the various work. staations., .
2.-rteinin en bt+eaerin	 art, This intuclar process englne^erm
Ing And test eng newt•
 g•
Noyirecurriatg. Cast factory Aotocieted with FWD Aossaea
Table 2.6 Is k listing of the primary nonr teurring cast factors
assadtated .with P1dV`;D'aesetubly.

In msAy 
-
uses, the engineering design/layout of the P'h'B for
fabrication And the/p"
 reparation of FWB assembly drawings are accomplished
in conjunction th one Another, and are priced as an overall Brewing package.
For purpose of a .mathematical model, it primarily is necessary to ,know
that the . cost factors exist, and they they comprises a . relatively large part
of the j^onrecurring costa.
Manufacturing Cost Factors Associated with PWB Ass- kly ~
A listing of the seventeen major manufacturin "cost factors involved
in the assembly of PWBs is included in able -?. Many of these could be'
lumped together for convenience as a► "manufacturing technique'' coat factor.
Such manufacturing. techniques can include component part preparation,
'	 component parts insertion, soldering/ coating methods, hardware installa-
tlon, and miscellaneous cast factors. Automatic or semi, -automatic machinery
normally is used for operations such as component lead preparation, component
insertion, flovw-soldering, reflow soldering, and coating. If quantities are
small$
 it may not pay to automate to any. great extent.
2-9
1. Sluaatity,.of, PWSa to be assembled.
t. Mat+trtal and parts costsplus an attrition allowance. This would include cosh
for all componen t s 06 g,, resistors; .SIC;) arid. hardware. The reliability level
of tKR das:ign can affect. costs cans iderably, ' sInce- :higher levels mean increased 	 .
costs for p^ ►rts, atid.moteri s,
3. : Meld. cost factor,
d. AMMtof rework from both assembly and electrical `test operations.
S. Component parts. preparation. This may be done manually or automatically,
andinclu000 operat.lons. suchas lead .forming and tinning. .6
6. Parts .comp exit cost factor. This usually is based on the number of component
pars sir total nutr_ er of ends) and , the parts count per unit PWB area,
7.. Standardisation, This cost factor can affect .both assembly time and the initial
cost'of parts, 'since standard off-the -rheif parts cost less . than do custom parts.
B. Packaging concept cost factor. As an example of this cost factor, consider a
PWB design where the engtneer has the option of using either DIP& or flatpacks.
DIPS are :cheaper, do. not :require lead foaming., and ,can be flow -soldered.
Flatpacks do not require board holes, however,
^. TestingCost factor. This includes electrical functional testing, plus any
onmenta testing required. In .many facilities, testing also includes the
trouoleshooting time which goes along with rework. The more . complex,.the
circuit, the more it costs to.test that circuit. Automated test programs can be
a big cost saver,
10. Raliabilitor ualit cosh factor. This factor either directly or indirectly affects
..many o ^e Ot .ers. The re is iLity level can affect the cost of parts, , rework,	 -
inspection time, testing costs and others. A .higher reliability level. could increase
manufacturing costs by 50 to 100 percent.
11. Comp2nent Insertion Cost Factor. This factor depends on whether the particular
Component part can be inserteFautomatically or semi . -automatically.Most DIPs.,
flatpacks, and axial lead parts can be automatically assembled to the PWB.
12. Soldering method cost factor. The pricing figure will vary, depending upon
whether a PWB _1s flow-soldered, reflow-soldered,.hand-soldered, or. welded
Botk►.:flow-soldering and refloyir;-so1^''eru~.g can be . done su^tomatically, .
13. Coating cost factor. This factor is concerned with whether the PWB is conformally
coated,  parylene-coated; - foamed, encapsulated, or otherwiae protected by some
coating. Operations such as rnasking , . unmasking, cleaning, and . tou ,ch-up, all of
which are related to coasting, are . included:
14. Hardware installation. cost factor. Thia factor sometimes may be included under
Fabrication costs rather than Manufacturing costs. It includes those additional
costs caused. by the use. of special: heat sinks, : connectors., lugs., terminals, and
rivets .which inuat. be installed: on the PWB.
15.. Setup coat factor. This includes the labor necessary for setting up certain
operations in readiness :or a production run.
16. Inspection and quality control cost factors:
1T. MisceIlaneous cost factors, such as special markings, special wire types, and
spec al wire color codings.
1Production Support Cost Factors Associated with PWB Assembly
Table 2-8 is a listing of the most important product ion
 
aupport cost
factors. associated with PWB asse mbly, Many of these factors (sutAi as
Numbers 3 throu gh 10) may not necessarily be Applied. directly to as particular
PWB design, but ins tead may be part of an overall cost which is ehaar ea}bale
to a complete program, Sonia P WB assembly facilities may ctuisider • eost
factors; sttc 'h as quality assurance, inspection, and testing as a part of
,Farm.>ductioa Support rather than Manufacturing.
For• ur ostes of as mathem4ticirl alodel it is difficult to trssi n .p p	 ,	 t	 •^ 'a
nuwtber or formalai to Mast (if the :Produe`tieaa Support crest far-tors, t;irzrc
these ordinarily are not a spcacific per•eerxtaage of data natal manufocturing
oust ' . and they do not ha vid t 'statndtard hour" rates assigned to therua. 1-
al-purposes of discussion, sustaining onginooringx ii-tight be 17 percont td the
manufacturing unit cast, and t^oord natioki,'dispateh might be 15 to l t ) gavx^t; nt.
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2. 1. 2 Flow _Charts
A series of nineteen flow charts have been prepared, as listed in
Table 2-9 and included as Appendix A. These charts represent those manu-
facturing processes which are concerned with LS1 devices packaged both by
hybrid microcircuit technology and standard discrete packaging. They are
intended as guides for the preparation of mathematical pricing models.
Flow Chart Number 1 is a Summary Chart which presents an overall picture
of how the other flo g,. charts relate to one another. The charts generally
are brief, and contain only essential steps in the processes. Dashed lines
have been used to indicate alternate (or optional) process steps.
laThese flow charts basically cover the history of semiconductor chips
(presumably LSI devices) from the time they are separated from the wafers
until they finally become an integral part of an electronic subsystem. For
purposes of these charts, the electronic subsystem was carried to the level
of a printed wiring board (PWB) or alternately, to a PWB equivalent ( i. e,,
a Large Area Hybrid (LAB) or a Buried Multilayer Ceramic-Based Network).
As shown by the charts, an LSI chip can take many paths (representing
different packaging concepts) before it is mounted on the PWB or CWB.
Many of .these paths lead to a hybrid microcircuit package, while oche rs
lead to special packages (e.g., DIPS, hermetic chip carrier (HCCs)) which
are mounted directly on the boards. A single PWB or CWB may contain a
mixture of packaging technologies. For example, it may contain DIPS,
hybrid microcircuits, and discrete axial lead devices.
If the basic wafer is bumped, or if beams are formed on the wafer,
the device becomes a flip-chip or beam-lead chip ready for assembly to a
hybrid microcircuit network. It also is possible for the entire wafer to lie
mounted on a special large area hybrid or a buried multilayer ceramic-
based network.
Flow Chart Nos. 2 through 8 cover the basic thin-film and thick--
film hybrid processes (both single and multilayer), including assembly and
C.cceptance testing. Flow Chart Nos. 9 through 11 cover PWB fabrication
and assembly (flatpacks and DIPs). The other flow charts cover single-chip
processing and other processes Ee, g., tape chip carrier, hermetic chip
carrier) which are applicable to LSI devices.
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TABLE 2-9. FLOWCHART LISTING
(Attached as Appendix "A")
1, Summary process Flow Chart frt)m Wafer to Final Assembly and Test
J. Hybrid Microcircuit Assembly process
3. Hybrid Microcircuit Acceptance 'Testi.ng Process
4. Think-Film Substrate Fabrication Process
5, Thick - Film Multilayer Substrate Fabrication Process
G, Thin-Film Substra •e Fabrication Process
i. Thin-Film Nlul . tia.yer Air Clap Process
ti. Thin-Film Substrate hletalli p.ation Process
printed Wiring Board Assembly Prar . eds for Surface -Mountod Compunents
10. Printed Wiring board Assembly Process for DIVs
11. Typicat Printed Wiring fivard Processing Spquencrs
12- Large Area Hybrid Prucess
13, '.Cape Chip Carrier Pruccxsi
14. Burled Multilaye.r Cora mic. Substrate Vabrivation 1.1rocc4,t
14, Itermetic Ch ip Carrier ( MCC) llrurrss
lt,,	 Process Sequence Vlov, C'iutrt far it lligher Power Trrmsi;stur C apti. r Une
ii,	 Flip Chip i'rocrssing and Assembly
18, 13eam Lc.id Prncrstimg :tnd Chip Ai tembly
1 l3.	 NIOS InLt- gratvd Circuit Chip .Pacicaging Proc.kN S S
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. 1, 3athemaical Models
Mathematical cast models have been built for hybrid electronic sub-
systems, and fundamental equations modeling the total hybrid manufacturing
coat using thin and thick film technologies have been ce;rived. Also, the
total manufacturing cost variations when tape chip carrier and LSI devices
are introduced into they hybrid technology have been evaluated quantitatively.
Where possible, terms of the equations have been compared to each other,
and observations about their respective iniportanco to the manufacturing
costs have been made.
2.1..3.1 Background
The manufacturing cost model for hybrid electronic subsystems is
built on
1. Literature and in -house search data
2. Assrualrptions of functional relationships between parameters
charac p rizing the hybrid technology
3. Definitions relating quantitative process and product paraniertears
4. Sintplificaations of actual -mantufacturing processes (only those
tczr1118 Most renlenvaant to they
 total hybrid cost were cons isle r vd I.
`.ro obtain as c:oaxprehensive and simple a lodel where sophistication of
the w athr*mat.ic al algorithin does not ove rew-ne its own ability of expression,
twiny assuiviptio ns and s implific:.aticaarst were made. Doing sea, the general
validity of the model was not affected, A "working model" has been built.
okle which is quantitatively accurate ian the range of its limitations. Qtttside
thta range, se\"L!re lack cif speeific data can which to build accurate definitions
was found. The xiwdel therefore is ,ac:eurate outside its limitation rango
only when the gwzalltative behavlur of 4oniv cost function is sought.
All of the mathematical formulas can bo applied readily by using the
parametor values reported in 'ra► bles 2-10 and 2-11, Also, any inybri.d
microcirt,ult can be defined readily in terms of the "Reference Ilybrid" which
was built to obtain fundaatteontal aoustants of the equations. The reference
hybrid is an avera ge-complex\ity e!lectronic. subsystem -1 for ,Aerospace
applioationns. Parameters Ow raeto rising this hybrid can be found in
':Car tales 2 -1 «'..
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TABLE 2-10. SUBSTRATE PROCESSING- VALUES OF CONSTANTS
AND PARAMETERS
Constants Thin Film Thick Film
C ..dollars 30.00 0.04
C QE standard hours (STDH) 0, lz4 0,024
Y o non-dimensional 1.56 1.5
K T STDH x inz 0.:05 0, 01 "i 
KQC STDH 7. z x 10 `2 4 x 10-2
KC in2 2.4x 10 -3 4.b x 10 -3
KC non-dimensional 7. 1. x 10 - 3 7.1	 %.,10-3
Parameters Thin Film Thick V ilm
b K Number of resistors/in a 76 21
S c Number of chips/inx 144 71
5$lt Area of one resistor; 5.4 x 10 -4 a. 2B x l0	 i
hybrid area
t R Inverse of tolerance 5 5
Sz Hybrid sire factor l.0 for 1. 5 x 2 in
substrate 0. 5 for
0. 75 x 1. 75 substrate
0. 3 for 1 x 1 substrate
0. 5
141
12.00
C G
	Hybrid complexity factor
b	 Maximurn number of padsp:na t	 found on 1C
IV 	 Wage rate (arbitrary constant
assigned for relative rurn-
parison only), $/Hr
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TABLE Z-11. ASSEMBLY AND TESTING — VALUES OF CONSTANTS
AND PARAMETERS
Constants
C op dollars 23
Po non-dimensional 7 x 106
P1 dollars 0. 13
2 dollars 0.:80
03 dollars 1.6
COPT standard hours ISTDtij 0.033
a STDH 9. 3 x 10-4
b STDH 6, 6 x 10"4
d STDH 0,033
KQC 1 STDH 0.088
9 STDH 0.088
9 STDH 2.76
h STDH 0, 025
Eloc` STD1.1 0.51
Q STDH 0. 186
C '1 T STI)m 0.22
9 STDH 1. 38
II I STDH 0. 044
N OC 3 ST D11 0. 04
c STDI1 0. -'5a
U S'ITDI1 0,0275
013 dollars 0. 20
1 1'ara►meters Thick Filth Thin Film
N.T.-Ri Total number of tranoistor 800 •1110junction of ICs
N"ITRD Total number of transistors and 30 13diodes
NCAP 'Cotiit number of capacitors 40 20
Nc. Total mirnber of chips 90 41;
Ncic
Total :a.mber of ICs 20 14
(C:ontinuect next pare)
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Parameters
Total number of bonds
Total number of resisters
Package type factor (Figure 4)
Number of packages purchased in
a lot ( Figure 4)
Average cost of a package lid
Number of lids
STDH for substrate bonding
Die attachment factor
Number of pads,`IC
Fraction of other connections
ijumpers and to package leads)
Reliability level
Average number of transistor
,junctions/chips
Number of reworks before sealing
Number of reworks after sealing
Fraction of chips reworked before
:sealing
1 ruction of bond.-; reworked before
Sealing
Fraction of chips reworked after
sealing
Fraction of bonds reworked) after
s e:..li ng
Rework clue to lid substitution,
STD11
Acceptance 'Test, 5TDIA
Number of hybrids produced per
year
Thick FUIrrt_ 	Thin Film
	
.640	 34.0.
	
100	 30
2. 0 for butterfly package;.
1, 0 for HAC -PAC
10,000
$1.70
1.0
0. 12
1. 0 for epoxy attachment
for moly tal, attachment
1 E^
0.40
1 for military or Space
0 for low and high cost
40
1
1
0.1
0.01
0.02
0.004
l . 2c1
0.2s
l: 2 x l05
Z-17
a
Hybrid size	 0, 75" x 1. 75" Area = 1. 3125 Ina
Number of package leads 	 74 (only 60 are actually used)
Number of connections (pads .) per	 16
chip
Active chip (reference)
	
40 transistors (9 gates)
Sn. 54LS 138. Elmo Semiconductor
Corp.
Number of hybrids produced/yr 1, t x 105
Number of components on a
0. 75" x 1. 7S" Area
Components Thin
I
Active Chips
Transistors and Diode (area 30
z:1;14 IC area)
ICs (50 x 65 mils) 20
Passive Devices
Capacitors (area =1.5 - », 5 1C 40
area)
Resistors 100
Resistor size (3 Ka-Z) 0. 0075" x 0, 090"
Space taken by active and passive 50 - 70en
devices (including resistors)"'
(`% of this space taken by resistors 2.0' F
Number of bonds (Length of bond 610
511 mils)
Overall process yield a5'!w
"The remaining space is taken by the conductor network.
Thick
13
12
20
30
0. 04" r 0, 07511
35 - 50%
35%)
340
91010
2.1. 3, 2 Hybrid Manufacturing Casts
The total [Manufacturing cost for a hybrid, Cl„l., is given, in dollars,
by
CH CSP + CAT
where CSP is the cost of thin or thick Film substrate processinp and CAT is
the cost of the assembly process and testing.
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I1, SAbstrate Processina
The cost,,. in doUa. rt.. of thin or thick film substrate processing, CSPP ismodeled by the following equation:
C SP CS + (CP + CU + CRT + COO Wr
where Wr if an arbitrary wage rate constant in dollars/hour and 
all the
other symbols are identified with the steps in the flow charts of Figure 2-2
or a 16saira	 V Wiv"As paren emen are is units of standard ours
(STDH). During the follow-on program recommended in Section 3.0. addi-
tional in-process testing and rework cycles will be added to these flow charts,
and mathematical provisions for determining in-process yields will be
included.
Equation 2 can be rewritten as
C SP Cos Sz + (C OE/Yoe-Cc + C U + KT 6SRR tR +40C Cc S Z ) Wr (3)
The above equation is based on the following ausumptions and definitions:
A. Substrate Material — Assume this cost C S
 to be a function of the
hybrid size factor S., Define
CS = C OS S Z
where C OS is a proportionality constant.
B. Circuit Processing ,
 — Assume this cost, C p , to be a function of the
circuit complexity, Cc.
-Cc
 cC p	 OE/Yoe.
where C OE if constant with STDH dimension and Yo is a dimensional
constant. The term Yoe -Cc can be considered the yield of the process.
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ALUMINA
SUBSTRATE
PREPARE CONDUCTOR
AND RESISTOR 1:7
FILM MASKS
Cp
APPLY RESIST, EXPOSE,
DEVELOP, AND ETCH
CU	 CRT
SAW OR SCRIBE
AND BREAK SUBSTRATE 	 LASER TRIM
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N
N
O
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OUALITY CONTROL	 TO HYBRID
INSPECTION	 ASSEMBLY
Figure 2-2, Thin film substrate fabrication,
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N
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w
Figure 2-3. Thick film substrate fabrication,
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This term can be expanded to express process yield explicitly as a
function of those parameters which cause rejects (as has been done
for the assembly and testing terms). The implicit force was chosen
here for simplicity, since the substrate fabrication cost is a small
portion of the total hybrid cost. Yield parameters will be expanded
and expressed mathematically in a more detailed manner in connection
with any follow -on program such as that recommended in Section 3. p.
C. Circuit Complexity — Assume this factor, C c , as a function of the
total number of chips (active and passive) per in2 , bc , the. total number
of resistors per in 2 , 6 R, and maximum number of pads found on one
chip, bpmax. Define this factor as
C c	 KC ( c +f ` R) + K c bpmax
where K and K' are two proportional constants. The exponent of the
term by cl has been found empirically by the best fit approach from
the available data.
NOTE: Cc approaches the value 1 as the circuit complexity increases.
This also means that inultilayer technology should then be used.
D. Resistor Trimming -- Assume this cost, C RT to be a function of
resistor size factor bSR, resistor density 6  and resistor tolerance
factor tR. Define as
CRT _, K T 6 S 6  tR
where K T is a constant having the din-tensions of STDHxin 2 . The factor
tR is taken as the inverse of the tolerance. For tolerance greater than
20 percent, tR equals 0. The resistor size factor 5S  is defined as the
ratio of the average area of one resistor is the total hybrid area,
E. QC Inspection — Assume this cost to be a function of circuit complexity
C c and hybrid size factor S Z . Define as
C Q C K Q C C c S 
where KQC is a constant with STDH dimensions.
II, Assembly and Test
The cost, in dollars, of, the assembly process and tes i
	
Y p	 t ns, CAT' is modeled
by the following equations
CAT	 C +G +C
	 (C +C	 C }C 
t C
	
®	
P CC L PT BS B  WB ND
	
n 	 +CQCl CE S+C	
^C	 +C	 C
	
PS . 	RWB
	 QG2
	 SL.	 (4)
+ C' tC
	 +C	 -rCAT TRGA RWA QC3 CO) W 
where C
	 the unit cost in dollars of the package lid and all the other
sym bola are identified by the steps in the flow chart of Figure 2-4, The
terms in the. parentheses have the .units of standard hours.
Equation (4) can be rewritten as
	
^Q Q	 ^ iCAT '? CoptySle	 t (PIN TRJ
-1 R Z `^ TRD p3 NCAP ) '" C11 3
I
CO PtS Z { CBS.' m&N c+b I( S.p NC1C*t .2 [N TRD + N CAP
x 0 4)) id(rN wit ) 
'tKQCl
 r ?C S "4(NTR,I .) Q ' 1 C ,
' gt 0NTRJ)
0.1 Cc tnh(^; 1
 Nc ^; 2 NW
 ^) t1CQC2CcSZ
)IC 4S.,. t rC	 *g"C'N	 ?Q. 1 C tn t [h (I g	 g.^/,	 TT	 TRJ	 c	 1 N c-t 2 N W I3	 I.,Rf
tKQC3SZ 1C 0 } x Wr
	
(5r
The above equation is based on the following assumptions and definitions:
A. Package Cast
	 Assume this cost, C to: be a function op	 f package hype
factor ty , hybrid size factor S  and purchase quantity Q Define as
	
.	 :. C. - C t.ySZa-.Pc?Q..
P	 op
2=23
cp
"Yeow
PACKAGE
c,"	;	 CBS	 coc • Ccc	 u"	 Cie
00*0 SLOSTRATE	 B NO PASSWE AM	 ^	 Jrv?E	 1wr WDESTR11C9^ iPRE400	 INTO
	
ACTeYE CNVS	 BOND	 %VWT sow
PACKAGE	 PACKAGE
	
TO SUBSTRATE	 COVSwPULL TEST
Coo
DUAL OY
COMIROL
MISPECTIONO
i
l'av
I
r
I^ f'
CEPS
	 1	 COC2 CSI.	 CAT	 COOS
PPE-SEAL	 OVAL O Y
ELEMWAL	 COWMX
SEAT.	 pcW-SEAL 	 OYALnv
LID TO	 ACCEPTANCE	 COWTROL
r	 TESTING
	
eirSPEtrIDa
r
PACKAGE	 TE'STWG	 YI'SPECTOW
r r
C-Fow (	 CTRDA
__.. 
ELETRX-AL
'
_	
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I	 ELECTRICAL
1	 TwXM ES+K)0tff#G 	 I i
L
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t CqWA
PRE-SEAL
L
L i	 R	 r	 IREWORK	 {
Figure 2-4. Hybrid Microcircuit Assembly and Test.
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where Cop is a constant having the dimensions of STDH and Po is an
adimensional constant. The exponential behavior of the relationship
has been deducted from the graph of Figure 2-5. (The purchase quantity
was considered here because of the relatively High cost of this item, )
Active and Passive Chips — Assume the cost of active chips proportional
to the complexity of the chip expressed as the number of transistors.
Define the total chip cost as
C cc ^ p l NTRJt ^2 NTRD+ ^3NCAP
where NTRJ is the total number of transistor junctions in the ICs, NTRD
is the total number of transistors and diodes, and NCAP is the total
number of capacitors. Al , (32 , and P3 are three constants of proportionality
having dimensional units of dollars,
1 IN. x 2 IN. PACKAGES
O BUTTERFLY
O HAC- PAC
101	 102	 103	 104	 105	 106
PURCHASED LOT SIZE, NLYODER OF PACKAGES
Figure 2-5. Package cost versus purchased lot size.
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Package Lid — Define this cost, C L, as
C L
 _ it C L
where n ' is the number of lids used for the same package. Normally
n^ = 1 but it can take other positive integer values (2, 3, etc. ) when
rework occurs.
D. Pre-Tin Cost -- Assume this cost, C PS,, to be a function of the hybrid
size factor, S Z . Define as
CPT ~ SZCOPT
where C OPS, is a constant of proportionality having STDH dimensional
units.
E. Bonding Chip s — Assume this cost, C BC , proportional to the number
of chips, N C , active and passive. Define
C BC = maNc
where m takes the value of 1 or 2 if the molytab is not or is used,
respectively. The constant a has STDH for dimensional units.
F. Wire Bonding — Assume this cost, CWB, to be a function of the total
number of active chips, capacitors, lead connections and jumpers.
Define
CW.B -- b [I6 p NCIC t 2 [NTRD } NCAP]1 (1 _ f)]
where 6p is the number of padsi/chips, NCIC , NTRO and N CAP are the
total number of ICs, transistors and diodes and capacitors, respec • tivAly,
and f is a factor which takes into account juniper bonds and bonds to the
leads of tl.e package.
G. Non-Destructi\,e full Test - Assume this cost, C ND , to be a function of
the total number of bonds N `,yL , and of a factor r, which takes the value
1 or 0 for high- or low - reliability hybrids, respectively. Define
CND = d(rNWB),
where d is a constant having STDH for dimensions.
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e	 H. Pre-Seal Visual QC — Assume this cost C
' QC1' to be a function of
Q
circuit complexity and hybrid size. Define as
CQC 1 - K QC 1 C c S Z
where K QC1 is a constant having STDH for dimensions.
I. Pre-Seal Electrical Test — Assume this cost, CEPS, to be a function
of the number of transistors/chip, NTRJ' and circuit complexity fay-tor
C c , Define
CEPS	 giN	
0, 1
TRJ^	 Cc
l
	
	
where g is a constant having STDH for dimensional units. The exponent
0. 1 has been found empirically by the best fit approach from available
data.
J. Troubleshooting Before Sealing — Assume this cost, CTROBI to be a
function of the average number of transistors;- chips, NTRJ' and circuit
complexity C c . Define
CTR013 - g 04TRJ) 
0.1 Cc
where g is a constant h,tvin,; STDH for dimensional units.
k. Rework Before Sealing — Assume this cost, C R`V B , to be it function of
the number of chips, g 1 N c, , and bonds, 9.N W13 , reworked. Define
C RW B- n h Ig 1 Nc t f'2'vW B}
where n is the number of reworks, and h is a constant of proportionality
having the dimensions of STDH. g  and g2 are adimensional and c:an be
regarded as percentage fractions.
'	 Pre-Seal QC Inspection — Assume this cost, CQC2' to be a function of
circuit complexity and hybrid size. Define
C QCZ K QC2 Cc.SI
where KQC2 is a proportional constant having STDH for dimensions.
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M. Sealing — Assume this cost, C SL, proportional to the hybrid size
factor. Define
CSL - is 
where P is a proportional constant having STDH for dimensions.
N. Post-Seal Acceptance Test — Assume this cost, C AT' proportional
to the reliability level, r. Define
CAT = rCTT
where C,l T is a constant expressed in STDH units.
O. Troubleshooting After Sealing — Assume this cost, C TRCA , to be a
function of the average number of transistors,`chips, NI
	
and circuit
complexity, C c . Define
CTROA - g" i^TR,T) o. l Cc
where g" is a constant in STDH units.
Rework After Sealing — Assume this cost, C RWA , to be a function of
the number of chips, 9 1 Nc , bonds, g 2 NWB, and lids reworked. Define
C RWA - n' Chi ig 1 Nc t g 2 N WB ► t CLR]
where n' is the number of reworks, and C LR is the cost in STDH needed
to rework one lid.
Q. Final QC Inspection -- Assume this Cost, C QC3, proportional to the
hybrid size. Define
CQC3 ' KQC:3SZ
R. The constant, Co , expressed in STDH units, has been added into
equation 5 to take into account other steps of the process which have not
been reported in the flow chart because of their small impact on the
manufacturing cost of the hybrid.
-' 8
	 I I
I I
Factors expressing yield in the Assembly and Testing terms have
been expressed explicitly as a function of those parameters which
cause rejects. The terms C TROB' C RWB' CTRDA' and CRWA
contain these parameters,
2. 1.3.3 Calculation of the Manufacturing Cost for a Typ ical Hybrid
The total manufacturing cost for a typical hybrid is calculated by
substituting equations 3 and 5 into equation 1, and by giving to the symbols
their respective quantitative values -which have been reported earlier in
Table 2-10 and Table 2-11.
Substrate Processing Cost. This cost is calculated by applying
equation 13).
^.	 Thin Film
C SP	 15 + (0. 132 r 0. 024 , 0. 04 -t 0. 018) x 12
15 -t 2. 5
17. 5 dollars
Observation I _ The cost of the metallized substrate niaterial is
approximately six times the manufacturing cost.
b. Thick Film
CSI,	 0. 32 + [0. 026 + 0. 024 rt 0. 01 + 0. 01 ] x 12
0. 32 , 0.84
1. lb dollars
Observation 11 — Manufacturing cost is 2. 6 times the substrate
material cost.
I
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VAssembly and Testing. This cost is calculated by applying
equation (5).
(105)	 (0.042)
	 (0.224)
CAT	 10. 70 T 192 * 1.70 t 10. 0165 . 0. 12 m 0. 084 * 0.425
(1.56)	 (. 53)
+ 2.95 + 0. 022 Y 0. 064 + 0. 128 + 2. 0 + 1.0
(0.09)
0.093+ 1.0 + (0.22 t 1.2) +0.22 +0.01 +
0. 251 x 12
204. 4 . 1 9. 81 x 12
204. 4 + 117. o
322 dollars
117. 4 + 17. 561 x 12
117. 4 + 90. 72
	 `
x'08. 12 dollars
(8) thin fil„a hybrid
(9) thick film hybrid
i
Note:	 The numbers in parentheses hbove other ,lumbers in the thin
film hybrid equation are the respective values for thick film
technology. Terms in the assembly and testing; equation
which depend upon the type of technology used are easily
identified in this way.
Ubservation III -- The cost of materials, namely package, chips,
and lid, is about 1. 5 times the other costs.
Observation IV - The cost of testing; is about 41 percent the total
assembly and testing cost.
Observation V - The cost of troubleshooting and rework is about
55 percent the total assembly and testing; cost.
Observation Vi
	
	
The cost of assembly and testing; is 18. 5 times
the cost of substrate fabrication for thin film
hybrids, and 180 times the cost of substrate
fabrication for thick film hybrids.
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Total Hybrid Manufacturing Cost
This total cost is calculated by adding equations (6) and (8) for thin
film technology and equations (7) and (9) for thick film technology. Therefore,
CH = CSP + CAT
= 17. 5 + 322 = 339. 5 dollars	 (10) thin film hybrid
= 1. 16 + 208. 12 = 209. 28 dollars 	 (11) thick film hybrid
A rough estimate of the total manufacturing cost as a function of the number
of hybrids produced per year can be obtained by using the equation
-5
C H = 1. 54 x 103 c -1. 26 x 10	 V, 1, 500 < V < 150, 000 	 (-=)
where V is the number of hybrids produced in one year.
The hybrid cost expressed in this way is comprehensive of the non-
recurring costs (masks, screens, engineering assistance, tec. ). These
costs have a large impact on the final low-volume production hybrid cost.
2. 1. 3.4 Effects of Tape Chip Carrier (TCC) Technology on the Hybrid
Manufacturing Cost
The effects of substituting TCC technology for chip-and-wire assembly
are calculated by inserting key comparison factors or "operators" into the
basic equations derived earlier. Such operators can take the form of decimal
numbers; e. g. , 0. 9, 0. 8, 0. 7, applied as multiplying factors which serve to
determine the degrees of cost reduction involved.
Obviously, the cost effects of TCC usage can vary widely depending
upon the specific operator chosen, and this choice becomes vital to the analysis.
Those operators utilized as preliminary examples in this report have been
chosen on the basis of in-house discussions with personnel who have been
exposed to TCC technology for varying timee, and who have varying levels
of management and/or "hands-on" experience with this concept. The results
of applying such factors is speculative at this time, but confidence in their
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integrity will increase as they are revised during the remainder of the
contractual time period. In any follow-on effort associated with this
program, Hughes will generate the maximum feasible amount of
quantitative/derivation data to justify the particular operators chosen
at that time for determination of TTC comparative cost factors.
Assumptions and Definitions
	 I
Assume that the pre -seal electrical test cost, C EPS, the rework
before sealing cost, CRWB, and t?:e chip bonding cost, C BC , are affected.
Redefine these quantities as
C EPS - (0 ' 7) CEPS
C1 RWB - (0. 6) CRWB
C1 BC - (0' 9 C BC	 1.
Assume the total cost of testing the chips, C TC , (with TCC), pro-
portional to the total number of ICs, NCIC. Define this cost
C TC = u NCIC
	 I
where u is a constant expressed in STDH units.
Define a new IC chip cost, the bumping cost, C BP . Assume the
total cost, proportional to the number of ICs, NCIC.
IC
BP - uB NCIC
where uB is the cost in dollars to bump one chip (having 16 pads)
The cost of making wire bonds to ICs is eliminated, bbp NC1C - 0'
Assume the non-destructive pull testing; cost, C ND, on wire bonds
substituted with some other equivalent non-destructive test cost, CND'
Define
Then the total cost variation if TCC is used i,i the manufacturing of
hybrids is
CTCC = I(CEPS -CEPS) +(CRIVB - CRWB) +(CB C - CBC ) +
+ (C WB - CWB ) + (CND - C ND) + C,TC] x 'Vr + CBP
(-0.019-0.4-0.0084-0.21 -2.065+0.55)x12+4
_ -25. 8 + 4
_ -21. 8 dollars/hybrid
Observation VII - Based on the operators used at this time, TCC
usage represents a 6. 4 percent savings on the total
thin film manufacturing cost and a 10. 4 percent
savings on the total thick film manufacturing cost.(No substantive decision or opinions should be
drawn from such data at this time. As discussed
earlier in this Section, more precise operator
determination is recommended as a part of any
associated follow -on
 activities which may take place).
r
Z. 1. 3. 5 Wafer/Chip Bumping Cost Analysis
A significant portion of the total TCC processing and cost package
0
relates to wafer bumping, as indicated in Flow Chart No. 13 of Appendix "A".
A simplified wafer bumping process flow chart is shown in Figure 2-6 which
also includes typical per-wafer processing time for each operation. Using
this informatio,:, the wafer/chip bumping cost is calculated as follows;
• Total manufacturing bumping cost/wafer:
CBPw= (1.0+1.0+0.5+0.084+0.17+1.5+0.075+0.25
+ 1. 5 + 0. 25 + 0. 5 0 + 1. 0) x 12 $/hour + 1. 00
(7.83 Hr) x 12 $/hour + 1. 00 = 95 Dollars
Isi
1.
r
	RECEIVE	 I	 f	 PREPARE
	
WAFER	 f	 y	 PAD MASK
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(0.075 HR)
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WAX W	 TO
	
SAW	 ILB(1.0 HR)
Figure 2-6. Wafer bumping process.
Then, the manufacturing bulriping cost/chip is:
	
•	 0.095 $%chip (when 50 x 50 mils chips, 1000 chips/wafer are
produced with a process yield of 90 percent)
	
•	 0.63 $// chip (when 150 x 150 mils chips, 150 chips/wafer are
produced with a process yield of 5 percent)
	
•	 Non-Recurring Cost: $200. 00 probe card
$250.00 mask
The number of bumped chips to be produced in order to amortize the
non-recurring cost can be found as follows:
Definition: Amortization, volume is that number of bumped chips
produced so that the non-recurring cost per chip is
small compared to the total manufacturing cost.
G^ LS
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Let 10 percent of Uic recurring iiaaaaui.►.. tuvmj; cost be the upper lWall
of the non-recurring cost/chip that the factory can allow to add to the manu-
facturing cost/chip. Then,
$450	 000 inumber of 50 x 50- nail chips necessary to;: 45,0. 1 x 0. 095
	
be produced before the cost/chip is $0. 105/chip
and
w 4 50	
_ 7, 143 (number of 150 x 150 -mil chips
	
x	
necessary to be produced before the
cost/chip is $0. 70/chip
n Effect of One LSI Chip on the Hybrid Manufacturing Cost
Assumptions and Defintions
Assume that one I .SI vhip substituteb n-m ICs, where n is the natal
number of ICs and m is the number of ICs left in the hybrid. Assume ;also
that this substitution will retluce the total number of chips, N c , by X percent
and the total number of resistors, N it,
 6y Y percent. Defines
n-m	 50`to` n	 11
NT^	 50% Ne
N R	 SO%'i Ni.
Note 1.
	 Reduction in the numbo r of cuavtptinonts run va ry botwoon
30 percent - 80 percent depending upon the rirvaait
applicatit -n.
Note 2.	 As it constiquence of the above assumptions, the oirc%ot
complaxity factor, CC , will Change.
Assume that the total nuniber of wire beands, N. it , will be roduced by
Z percent. Define
N I 50% NWll	 WB
i ^ 	 The Intel HOMO microprova ssor
 with 40 pads (6p ) And about 5,000
tr.ata:itator Junctions, priced gat $7.40 It, hip aiPte about 0. 167 \ 0. 194 in.),
has boon taken as a Reaferen, o LSI.
Thin natal cost cif the hybrid manufacturing proee3ss when a ISI is
'
	
	 Aitroducod into tho eireuit is given by equations 3 and 5 substituted into
ogtwtion ! with the above parameter changes.
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CH CSP + CAT
[ 15 + (0.144 + 0. 024 + 0. 02 + 0. 014) x 121 +
►
 10.70+103.4+1.70+[0.0165+0.12+0.021+0.112.1
+ 1.42+0.026+0.124+0.153+3.85+0.5+0.093
+ 1.93+(0.11 +1. 2) +0.22+0.01+0.25]x121
[15+2.41 11115.8+[10.15 x 121f
17. 4 + 115. 8 + 121. 8
= 17.4 + 237.6
255 dollars	 (13) thin film hybrid
1. 16 + 169.8 + [7. 83 x 121 f
1.16+169.8+94.0
- 1.16 + 163.8
164. 96 dollars (14) thick film hybrid
The savings are obtained by comparing, equation (13) to equation (10) and
equation (14) to equation (11).
AC11	-85 dollars	 thin film hybrid
AC S 1	 -44. 84 dollars	 thick film hybrid
Observation VIII - This represents a25 percent savings on the total
thin film manufacturing cost and a 27 percent
savings on the total thick film manufacturing cost.
Observation IX - By adding a LSI device, the manufacturing hybrid
costs along remain about the saute. A considerable
savings is obtained however, in material (chips)
C ost.
I I
n
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PUNCH WINDOW
IN TAPE
LAMINATE FOIL
TO TAPE
ADD RESIST, EXPOSE
AND DEVELOP' INSPECTION
INSPECTION ELECTROLYTICGOLD 'LATE
ELECTROLYTIC
NICKELPLATE'
CLEAN ADHESIVE
FROM LEADS'
Figure 2-7. Flom diagrani - modified tape processes
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2. 2 TASK Iii PACKAGING IMPLEMENTA 1'iUN
This study required that a demonstration program be performed to
adapt LSI devices on with tape chip carriers for hybrid packaging. Program
requirements included low volume applications involving testing, screening,
and burn-in on tape carriers, and a demonstration of processing compatibility
with high density hybrid technology.
The semiconductor devices used as demonstration vehicles were:
1. TTL SSI Device - Type 5400 Quadruple 2-Input Positive -
NAND-Gate; 10 Inilliwatts dissipation: 0. 040-inch x 0.032-inch,
with 14 pads,
2. CMOS LSI Device - Type 1824 3Z x 8 Static RAM chip; 500 milli-
watts dissipation; 0. 120-inch x 0. 160-inch, with 18 pacts.
3. ECL LSI Device - Type UDA/MUX; 1. 5-watts dissipation;
0. 130-inch x 0. 190-inch, with 82 pads,
Tape carriers were fabricated for each of these device types, and
all three chip types were post-processed to add gold bumps. Inner-lead
bonding (ILB) was accomplished for all devices, but uuter-lead bantling
(OLB) was performed on the TTL and CMOS devices only,
^.2. 1 Tape Process/Materials Evaluation
A flow diagram for I he fabrication of tape carriers is shown in
Figure 2-7.
EPDXY/POLY- 	 RA COPPER
MIDE TAPE
	 FOIL
'ID ENOTES ADDED OR MODIFIED PROCESSES!
P.
The processing used to fabricate tape carriers during this program
reflects significant modification of previously-used processes. These
modifications, which correct faults, improve yields, and/or solve encoun-
tered problems, are explained in the subsequent description.
A single layer of wet photoresist is applied to the copper side of the
film, after which a tape photomask (such as that shown in Figure 2-8) is
aligned to the sprocket holes. The combined elements are exposed, and the
resist is developed. A dry resist film then is laminated to the back side of
	 V
the copper to prevent etching through, and to protect the leads after etching
from mechanical damage which might occur during subsequent processing.
	 L
The laminator used for this operation is shov{n in Figure 2-9. Previously,
wet resist was used on both sides of the film, but this was unsatisfactory
because it sometimes became tacky during spray etching, and the leads
tended to become damaged when the etched film was removed from the back-up
plastic sheets used for film transport through the machine.
The copper leads are defined by means of the Chemant Model 547
Spray Etcher, shown in figure 2-10. The etch reagent is heated to 1300F
for this operation. The tapes are spray-rinsed in water and partially dried
with an air knife. During this sequence, the epoxy adhesive on the tapes
tends to become somewhat soft, and the leads can be moved from their true
locations if sufficient force is applied. Once the adhesive dries however,
it becomes hard again and regains its strength. At this point, the leads are
held securely in position by the adhesive, and by the dry-resist film backing.
Both the wet resist residual on the front side of the etched copper and the
n n n n n 1 n IN n n n I n n n / n n n n n n n n n n n 1 n n n n n
n n n n n n 9 IN n 0 n n n n n n n n n n n n i n n ! n n n n 1 n n
t
Figure 2-8. Typical tape phote-mash.
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Figure 2-11. Tape: carrier
for 82-pad ECC devices
aligned over hermetic chip
carrier.
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undeveloped dry resist supportive film on the back side are removable in
their respective stripper solutions; revealing the completed etched copper
tape pattern, ready for plating. The photograph of Figure 2-11 shows a
completed tale carrier position for the 82-pad ECL device (Device Number 3
in paragraph 2.2. U above), processed in this manner. It is aligned over a
suitably-bumped chip and a hermetic chip carrier package, for which this
particular tape pattern layout wa: designed.
It is recognized that usage. of dry resist film for tape carrier backing
adds some material expense. In a production operation, this resist film
cost will be less than 2j per chip position; an amount which may be signifi-
cant in quantities of million: of chips per month (typical in commercial TCC/
DLL production operations). For lower quantity military-grade hybrid
nAc:rocircuits however, the ci,-n quantity used per month is far less, and
only a striall percentage of this total kzsage :s likely to utilize TCC technology
within, the next several years. Hughes already is investigating less expensive
I I
material for use as a tape carrier lead support during etching operations.
This work, together with related technology involving potentially removable
lead support membranes for usage within the window area, is outlined
below, and will be described more fully in connection with any follow-on
contractual activities which might result from the recently-completed
program.
One-micron nickel plating has been added to the process sequence.
Temperatures approaching 500 0C are used to inner- lead- bond the tape leads
to bumped devices. During this bonding, the subsequently-added gold elate
and the copper leads rapidly would interdiffuse should nickel not be Wised.
This adversely would affect the corrosion resistance and bondability of the
leads. The nickel layer between the gold and copper prevents such inter-
diffusion and maintains lead integrity.
Elecirolytic gold is plated over the nickel to facilitate inner-lead
bonding to bumped devices, and to add corrosion resistance to the tape
carrier metallization. The thickness of the gold deposit is 50 to 100 micro-
inches, plated at a current density of five amperes - per- square.
Lead Support Membranes - Damage to tape carrier leads during;
processing affects yield adversely, especially for multiple-lead tapes such
as those used with MSI or LSI devices. The leads overhang the windows in
the polyimide film 100 mils or more, and they easily become bent or snagged
so that alig;ntzlent with their respective bumps becomes difficult or impossible.
A support ring, located near the lead ends, would minimize such lead claniage,
as indicated in Figure 2-12. A ring can be made for this purpose by punch-
ing the polyimide in this manner before laminating with copper. An
approach such as this may be used where organics are permitted inside the
package. Special tape punching; operations are required however; this will
bring about tooling, cost increases, and also will tend to complicate future
tape standardization efforts. In addition, organics generally are not
permitted within high-reliability packages. Such packages require a support
ring that readily is removable after inner-lead bonding but before package
sealing. A temperature- resistant photosensitive material that is solvent-
soluble would be suitable. As indicated earlier, Hughes plans to investigate
the usage of such materials anti develop appropriate processes during pro-
posed fallow-on efforts related to TCC technology.
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Figure 2-12. Tapt- chip carrier positions with and without
polyimide support ring.
2.2.2 Wafer Bump Process Materials Evaluation
The flow diagram for wafer hump processing is shovvii in Figure 2-13.
A new step has been added to the bump processing utilized earlier in this
Frogram, and refinement of previously-existing steps has occurred,
A- TTL
B. CMOsC. ECL
EVAPORATE/SINTERGOLD BACKING CHARACTDERIZATION ^f
	
UTTER
 GOLDTi	 ^—*I	
ORCOATIST
STRIP DRY RESIST
AND ETCH FIELD PLATE BUMPS
H
PPAD AREAS H	 I I AD
 EXPOSE AND
VRESIST DRYK
PULL-TEST	 DC	 SAW, SORTBUMPS	 CHARACTERIZATION
	 AND INSPECT
Figure 2-13. Bump process flow diagram.
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Eutectic die attachment often is necessary to promote heat transfer
and replace usage of organic materials in hybrid microcircuits, and particu-
larly in hermetic chip carriers (HCCs). Prior to DC characterization of the
devices to be bumped and subsequently die-bonded with eutectic material,
gold is evaporated on the back of the wafer and sintered at temperatures in
excess of 3500C to form a metallurgical junction. Electrical testing is per-
formed after gold backing in case changes occur in DC characteristics as
a result of this sintering step.
Barrier Layer Application - After gold backing (where required) and
electrical characterization, the aluminum-metallized and CVD-glassivated
0
wafers are sputter-cleaned, and a 3500 A-layer of 907c tungsten - 101c titanium
alloy is sputtered over the wafer at room temperature, followed by a
O
2000 A-layer of gold. The tungsten-titanium layer assures adhesion of the
bold to the aluminum pads, while acting as a harrier to diffusion between the
golel and aluminumn. Pad adhesion has been excellent to data, and there
have been no problems with gold-aluminum diffusion. Egiiipment at Hughes
utilized for this process includes MRC Model 8802, and Perkin-Elmer Model
4400 Sputtering Machines.
Wafer Coating - The sputtered wafers next are coated on both sides
with 1.8-mil aqueous dry resist, using a commercial laminator such as
that shown in Figure 2-9. The applied resist is exposed after it is aligned
carefully with a special light-field mask, which delineates only the device
pads (approximately one-mil larger (.. ► each side than the via holes ill the
protective CVD glass coating). A meniscus of dry resist sometimes remains
at the bottom of the developed hales; this can be removed by application of
developer with an air brus,- Oil
	 few occasions where the resist is not
completely removed in this manner, plasma etching can be used. Excessive
use of plasma etch however, can cause erosion of the dry resist surfaces
and hole edges over the pads.
The dry resist film must be trimmed close to the wafer edges so that
it will fit into the mask aligner prior to exposure. When so trininled, the
resist film tends to lift away at the wafer edges. For this reason. these
edges must be touch-d up with writ reFAst so that excess plating current is
prevented from flowing, and spurious plating is minimized.
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Wafer Plating - Both conventional and pulse-plating techniques have
been used at Hughes to form gold bumps on wafers. Conventional plating with
3 to 5 amperes -per- square- ioot produces ductile, bondable bumps which are
fine-grained, and which have a relatively smooth texture, as indicated in
Figure 2-14. Wafers plated with higher current densities have yielded bumps
that are large-grained and coarse in texture, with many voids, as shown in
Figure 2-15.
Some difficulty has been experienced in attaining optimum bump height
uniformity. Approximately 85% of the bumps generally are within four
microns of the desired height, while the balance may vary in height by 5 to
20 microns. The mi.jor cause of such variations was found to be gas bubbles
developi,,g within the dry resist windows during plating. Where such bubbles
are present, the plating solution is prevented from com,ng into contact with
all or part of the pad/bump. Higher circulation. rates of the bath, and
increased mechanical agitation of the wafer have improved this situation.
Pulse plating and fountain spray plating were evaluated as bump
forming methods. Pulse plating resulted in bumps which were smoother and
Figure 2-14. Smooth, dense, fine-grained
gold bump plated at a current density of
five amperes per square foot.
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Figure 2- 15. Coarse-grained, porous
bump plated at a current density of
20 amperes per square foot.
more fine-grained than those attainable with conventional plating. Height
uniformity was only slightly better however, while most of the resulting
bumps were too hard for satisfactory inner lead bonding, as indicated in
Table 2-13.
An outside source for fountain spray plating of bumps is being eval-
uated. This process differs from the other two in that the wafer is suspended
above the bath rather than immersed in it. The bath is sprayed upward
and impinges perpendicular to the wafer face.
This process will be characterized further during any follow-on
effort which results from the recently-completed program.
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TABLE 2-13. KNOOP HARDNESS OF PLATED BUMPS
r
i
1
r	 ^
I1
Device
Type Plating Process Plated By
Knoop Hardness
Ntitiiber
00-gm Load)
1824 CMOS RAM Conventional Hughes 38-43
1824 CMOS RANI Pulse-Plating Hughes 65
TTL 5400' Conventional Fairchild 28-32
-These devices were purchased with bumps already added by the vendor.
Resist/Field Removal - The undeveloped dry resist is removed from
the wafer, after which the sputtered gold is removed with a commercial
stripper (Auro-Strip). The tungsten-titanium layer then is stripped with
hydrogen peroxide. During this process, step damage was noted on the
Type 1824 CMOS LAAi devices. Devices inner-lead-bonded to tape were
failing to pass functional electrical testing. Investigation revealed that when
plated bumps were slightly misaligned with respect to the aluntinttezt pads,
gold etch solution would penetrate through fissures in the tungsten-titanium
layer at the glass window edges, as shown in Figure 2- lb. The aluminum
pad was dissolved by the etching, after which the fragile tungsten-titanium
layer buldged upward and was washed away (Figure Z-17). It is believed
that the fissures were caused by poor step coverage by the sputtered layers,
a condition aggravated by differential etch rates of the two CVD glass layers
covering these particular de-.ices. The effect is diagrammed in Figure 2-18.
Low 1+rnmp yields have occurred only on wafers having plated but-rips
which are misaligned, and which therefore do not cover the entire pad
area; as indicated in Figure 2-19. This situation was remedied by more
careful fabricatio,.i. _heckout. and alignment of the plating mask. When this
was accomplished, the gold bumps filled the fissures and protected the pads
from gold etchant solution. The problem becomes less evident when bipolar
devices are used, since such wafers generally require less phosphor doping
of the CVD glass layer, and the reverse-dope step profile thus is avoided.
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Figure 2-17. Tungsten-titanium barrier
layer lifting free of chip after
pad underneath is etched away.
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CAP GLASS
PHOS GLASS
i
ALUMINUM
PAD
Figure 2-18. U::iArcut of the phosphorous glass due to differ-
ential etch rates. Undercut will cause poor step coverage of
subsequent layers.
1'igure 2-19. Pad area exposed due to
misaligned bump. Aluminum pad is
etched away.
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It later was determined that the bump misalignment was caused by
small cumulative errors in the pad location mask used to expose the dry
resist. A new error-free mask has been made, and wafers with properly
aligned bumps have been produced. It is not expected that dissolution of
aluminum pads will be a problem in the future.
Bump Strength - Bump strength is measured after stripping the resist,
and after etching to remove the gold and tungsten titanium sputtered "field"
layers. A special monitored push-off needle is used for destructively-
testing bump adhesion through shear sampling. A minimum value of 100
grams for all tested bumps is a lot acceptance requirement. Leads also
have been attached to bumps by inner-lead bonding, and pull-tested in shear.
The average pull strength typically runs 45 grams, with a high reading of
80 grams and a low of 35 grams. With a 1.4-mil x 4-mil beam cross-section,
`	 the most prevalent failure point has been the interface between the bump
and lead surfaces. Although these data are satisfactory, it is expected that
further bump process/equipment optimization will shift more failure points
to the leads, with a resulting improvement in strength.
2.2.3 Inner-Lead-Bonding Evaluation
1
I
e
a^
e	 ,
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Inner lead bonding has been demonstrated successfully for t lie 14-pad
TTL and 18-pad CMOS devices. The bonded CMOS devices are shown in
Figure 2-20. Shorts between bumps on pads 1 and Z. 3 and 4, and 17 and
18 on the CMOS device (Figure 2-21) have caused the niost problems in
bonding to date. These pairs of pads are too close (Z mils or less) to attain
high yields from gang bonding. An additional two-mil space between the
pads would make this device easier to bond with high yields. As TCC
technology becomes more widely used in the future, it will become more 	 ^	 I
practical to publish design guidelines defining minimum acceptable
semiconductor pad spacings, and to legislate their use by device designers.
The TTL Type 5400 devices were relatively trouble-free during
bonding. The bumps on these devices (purchased in a bumped form fror. 	 I
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Figure 2_20. Hughes Type 18Z4D
microprocessor RAM chips inner-
leaded-bonded to 35-mm tape
carriers.
PAD NO. 1
PAD NO. 2
PAO NO. 1"i
PAO NO. 11
C
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a. 18-pad MOS device.
b. 82-pad ECL device.
Figure 2-21. Bumped 18-pad MOS device and 82-pad
	
w►
ECL devices :ihowing close pad spacings.
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Fairchild Semiconductor Division were relatively less bondable and less
ductile however, than those of the 1824 CMOS RAM, which was bumped at
Hughes. Higher tool temperature and force therefore were required. A
TTL device inner-lead-bonded to tape is shown in Figure 2-22.
As discussed in paragraph 2. 2. 1. difficulties Nvith the 82-pin ECL
devices resulted from damage to the delicate lead structure during handling
of the tapes during and after gold plating. As a result, the lead ends did not
always remain in their true locations, and some of them bridged two bumps
during inner-lead bonding, as illustrated in Figure 2-23a. The use of
support rings (Figure 2-12) will aid in solving this problem. Improved ILB
yield was noted however, when the more-rugged second-iteration tape
Figure 2-22. TTL device inner-lead-bonded to 16 mm tape.
i	 i
carriers (fabricated with dry resist support backing) were utilized, even
without the addition of support rings. This improvement is illustrated in
the photograph of Figure 2-23b.
2.2.4 Outer-Lead-Bonding Evaluation
After the inner leads are bonded, the die with attached-leads
("spider") is excised from the tape. Within the same tool, the leads are
formed upward and then downward from the top face of the die to facilitate
outer-lead bonding. (For larger chip sizes, separate excise and forming
tools stay be more practicable for maintaining high yields at reduced overall
tooling costs. Hughes currently is conducting trade-off studies in this area,
under internal funding.)
With currently-used manual handling methods, the leaded dies
(spiders) are placed upon a bond station pedestal, picked tip with the outer-
lead tool by vacuum, and bonded or soldered (OLB) to a ceramic-based
thick film conductor network, as indicated in Figure 2-24.
Outer lead bonding has been demonstrated successfully with 14-pad
TTL devices the rmocompression-bonded to "reactive" gold thick film, and
soldered to palladium-silver thick film networks. Ptill test strength was
measured c,y- means of a hook applying load at the knee of the formed band
in the leads. Strength values are reported in Table 2-14. Most of the
failures occurred as a result of thick film pads lifting from the ceramic
substrate.
2.2. 5 Sample Test/ Burn In Study
Metallization on tape carriers for the TTL, MOS, and ECL devices
has been designed for gang burn-in. The pads are connected to buss bars
along the tape edges through junctions at the perimeter of each pattern.
When appropriate signals are applied to the buss bars, the devices on the
tape can be exercised during burn-in (for the ECL devices, several wire
bonds are required to energize each chip in a series).
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(a) First-iteration tape carrier
which do not quite match bump
locations.
r
(b) Improved lead/bump matching attained
through usage of dry-resist-backed
s econd-iteration tape carriers.
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Figure 2-23. Inner
-lead-bonded 82-pad ECL devices.
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(a) Single TTL device outer-lead-bonded to thick film.
network.
(b) Array.
Figure 2-24. Array of TTL devices on ceramic-based thick film network.
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Mm Offop
, ength (grants)
Failure Mode
(Number of Failures)
High Low
Thick
Film Lead
Bond
Interface
85 45 8 2 0
65 25 8 0 C
70 35 5 0 1
85 30 7 0 0
75 35 12 0 0
85 25 40	 - 2 1-
Number Pull St
Device	 of
Number	 Tests	 Average
1 10 60
2 8 50
3 6 45
4 7 60
5 12 50
Grand
Total	 43	 55
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TABLE 2-14. OUTER LEAD PULL STRENGTHS
After burn-in, appropriate junctions are punched out, leaving each
pad on the tape electrically isolated. The devices then can be tested func-
tionally by means of appropriately-designed probe cards which serve to
transmit input and output signals/power.
A custom tape probing station has been designed, fabricated and
checked out in operation. This prober was used with appropriate probe cards
to test the 18-pad CMOS devices and the 14-pad TTL devices functionally on
tape. Tape strips with up to seven devices can be tested in a sequence. The
prober is capable of handling either 16 mm or 35 mm tapes.
2.2.6 Test Sample Fabrication
Environmental test samples were fabricated for the TTL devices.
The substrates were screened/fired using a mixed-phase reactive gold ink
for 50% of the samples. (A mixed-phase ink is a reactive ink to which a
small amount of glass frit has been added. ) The balance were screened/fired
using fritted palladium-silver (Pd/Ag) ink over which tin-lead- 2% silver
(Sn - Pb-2Ag) solder paste was screened and then reflowed. The TTL devices
MEMO
were excised from the tapes and attached to the substrates with conductive
epoxy. The outer leads were thermocompress ion- bonded to the substrates
on which gold conductors were screened fired; and reflow-bonded to those
on which solder was utilized. Each substrate was epoxy-attached to a metal
platform package, and wire bonded to the package pins, as showy to Fig-
ure 2-25. Electrical function testing was accomplished on a computer-
controlled GR Model 1790 parametric tester. It originally was planned to
perform additional environmental testing on a second lot of samples com-
prising CMOS devices, outer-lead-bonded into the 24-lead hermetic chip
carriers shown in Figure 2-26, This additional testing could not be accom-
plished within the contractual funding and time limitations, but these efforts
will be continued on internal Hughes funding, and applicable results will be
report°d in connection with any resultant follow-on efforts related to the
program just completed. Devices from the 14-lead TTL lot have been
exposed to high temperature storage, thermal cycle, and thermal shock
tests. Sample lead pull tests have been performed on devices so subjected,
and resulij are summarized in Table 2-15. A detailed test matrix diagram
is shown in Figure 2-Z7.
2.2.7 Environmental Test Results
Screened/fired network samples fabricated with each thick film ink
(reactive gold and solder-coated Pd-Ag) were divided into three groups.
Each group was exposed to one of the following MIL-STD-883 tests:
1. Thermal Shock; Method 1011, Condition A;
2. Temperature Cycling; Method 1010, Condition B;
3. High Temperature Storage (150 0C); Method 1008, Condition C.
All samples passed electrical function testing after environmental
tests were completed. Lead pull-test data after environmental test exposure
are included in Table 2-14.
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Figure 2-25. Environmental test packages for TTL devices.
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Figure 2-2o. Hermetic chip
carrier (24 pads) shown with
metal lid/sealing pre-forms,
adjacent to tape-mounted
18-pad Hughes Type 1824D
micro-processor° ANN semi-
conductor device.
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Substrate In!-, and CLB
Bond Process
Type of	 Pull Test Strength
E:ivironmental
Test	 Average	 High	 Low
Failure Mode
of Majority
Passed
Electrical
Function
Test
Mixea-phase gold- None 37 70 15 OLB or ILB 100%
thermocompression lifted
bonded High Tf_m- 44 57 9 Thru lead or 100%
perature bump failure
storage
Th( . i mF:l -10 56 2 Bump-lead or 100%
Cycle thick film-
lead
interfaces
Thermal 35 t	 ;:3 7
Shock
Pd-Ag with Sn-Pb-Ag None 47 85 15 Lifted ILB 1007C
Solder - Reflowed or through
lead
High Tem- 52 80 30 Thru bump 100%
perature or thru
Storage Solder
Thermal 24 354 15 Bump-lead 100%
Cycle interface
Thermal 46 98 26 Thru bump 100%
Shock or at bump-
]ead inter-
far_e
c
TABLE 2- 15. ENVIRONNAEN`i"AL TEST RESULTS - TTL TYPE 5400 DEVICES
BOND 19 TTL DEVICES
	
BOND 19 TTL DEVICE TO I 	
BOND 10 CMDS HTO GOLD THICK FILM
	
PULL TEST 4	 SUBSTRATE WITH ALTERNATE	 PULL TEST 4	 PULL TEST 2
SUBSTRATES-MOUNT IN	 UNSEALED	 THICK FILM	 INSEALED	 DEVICES	 UNSEALEDHCSPACKS-SEAL 15 PACKS
	
PACKS	
PACKAGE-SEAL
O BE D ETERM INED)
 
PACKS	
PACKS	
-STOL6CHCCS
	
HCCS
ELECTRICAL TEST	 ELECTRICAL TEST
PRIOR TO
	
PRIOR TO
ENVIRONMENTAL
	 ENVIRONMENTAI
TEST	 TEST
IG	 2
HIGH TEMPERATURE
STORAGE-MIL STD 883
METHOD 1008.1, COND. C
10	 2
THERMAL CYCLE-MIL STD
883 METHOD 1010.1;
CONDITION R
10	 2 +2
85-85 MOISTUPE RESISTANCE
MIL STD 883 METHOD
1004-1
ELECTRICAL i'FS T.	 ELECTRICAL TEST
AFTER EXPOSUR: I	 I AFTER EXPOSURE
DE-LID AND
	
DE-LID AND
PULL TEST 4	 PULL TEST 3
PACKS EACH TY
	
HCCS PLUS 2PE	 UNSEALED HCCS
Figure 2-27. Environmental test matrix.
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i5.0 PROGRAM RECOMMENDATIONS
Hughes/NASA discussions regarding the program reported herein
have led to the following recommended follow-on Statement of Work:
Task A. Cost Factors Study - Mathematical cost models for variousi
discrete and hybrid microcircuit package concepts have been developed under
1	 the recently completed contract. It is recommended that these mathematical
i
	
	
models be refined and broadened to include other state-of-art packaging
techniques, such as ceramic chip carriers, multichip LSI "subassembly"
arrays, and plastic LSI packages; in addition to more detailed analyses
regarding tape chip carrier technology. The costing factors previously
`	 developed will be refined and reduced to formulas for computerization. The
Icomputer programs would be compatible with MSFC microelectronics
equipment, and would be made available to MSFC for ready accessibility by
engineers for costing and technology evaluation purposes.
Task B. Tape Chip Carrier Development Study - The data obtained
to date on this contract indicates that tape chip carrier technology is a viable
approach to low cost LSI packaging, and also could reduce hybrid microcir-
cuit costs. It is recommended that work be continued in the areas of waf
bumping, inner/outer lead bonding, testing, and tape processing. 'ro
further develop this technology, studies and laboratory efforts would be
conducted to show the ..asibility of interconnecting an array of two, four
or more LSI chips on a tape carrier. These arrays would form standard
building "blocks", from which a larger assembly or subassembly, includ
minicomputers or high density memory arrays, could be made.
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The approach followed Nun uld be substantially the s^ime as that which
was followed under Tusk I, as reported under Subsection 2. 1 of this Final
Report. Qualitative and quantitative cost factors would be collected where 	 a
needed, and functional relationships relating these factors would be found.
Definitions, assumptions, and limitations woulL be stated. The mathematical
cost models would be formulated upon them. Constants appearing in the
formulas would be expressed in tables for ready reference, together with
typical cost parameters. The simplified processes used for mathematical
modeling would be shown as block diagram flow charts.
In conducting the recommended Task A follow-on Cost Factors Study, 	 IHughes would cover the following specific tasks:
1. Refinement of mathematical cost models developed for hybrid
microcircuits under Task I of the recently-completed
contract.
11. Development of mathematical cost models for discrete packaging
technology (Printed Wiring Board Technology) by using the
cost factors collected in Task I of the recently-completed
contract.
III. Broadening of the discrete packaging and tape chip carrier
mathematical cost models which were initiated under Task I
of the recently completed contract, and extension of these
models to include:
a. Ceramic chip carries. s,
b. Plastic LSI packages, and
C. Alxtltichip LSI "subassembly" arrays.
IV. Development of the computer software for the mathematical
algorithtiv; of the cast models. These models will be refined
and verified by computer simulation, using actual exatYZples
of real packaging techniques.
i
3.2 TASK B APPROACH
The work approach r cc o innic tided for the Task B effort discussed
above is shown in Table 3-1, which summarizes the tasks completed under
the recently completed program and indicates the direction of effort which
would lie accomplished on a Task/Goal basis under a follow- on program.
;L'	 I
BLE 3-1. RECOMMENDED TAPE CHIP CARRIER WORK APPROACH - TASK B
W
Li
Task Description Current Program Synopsis
Proposed Program
Task Goals
Remarks
Current Pro-rams Proposed Program Goals
1.	 Wafer Bumping A: OK Electrically/ 13: Electrically/Nfechamcally MOS Devices Require %fore Definiti.e Process
Mechanically D: Possibly Particularly Careful Refinement Required
B: Mask Alignment Problems E: Electrically / Mechanically Mask Alignment
C: OE, Mechanically
2,	 Wafer Characterization A: OK E (possibly DI Conducted by Supplier To be Conducted by Hughes
(Before /After Bumping B: OK
3.	 Tape Preparation A: OK	 B: OK
	 C. OK D and F 1A. B, C as Limited to 3-inch lengths Expansion to 6-in. and/or
requirecil 12-in.	 Lengths
4.	 ILB A: OK	 R: OK	 C: Partial D and E (complete Ci Used K a S Lab Bonder Use of Proiccted New IMI
Production Bonder
S.	 Testing on Tape A: OK	 B: OK D and E tcomple•te C( DC Parametric Tests Functional Testing
6.	 Burn in on Tape A .possibly D and Ft Not Demonstrated Demonstration
7.	 Excise/Forming A: OK D and E Icomplrle C, A. to Networks: C: Use'Newly -Received
B: Excise Only (OLB Tood) Excise only for IICCs) B: to HCCs tno forming) Tool
C: Ordered Tool C: 'None
R.	 Lead Finger Support Preliminary investigation 13,C.D and E 'best efforts Proprietary with Hughes Imestigate for ILB
Only Supplier Compatibility. Solubility
9.	 OLB to S /F Networks A: OK D and E Uned for Environmental Special Test Circuitry
in Metal Packages
10.	 OLB to HCCs B, C:	 Partial Complete 11 and C; Preliminary Investigations Process Demonstration,
possibly D and E Refinement
II.	 Reliability Testing A: OK E (possibly B and C) HT Life. Thermal Cycling, Add Pressure Cooker Test
of Networks/HCCs Moisture Resistance HTRB; Both HCCs and
(Packaged Networks) Networks
12.	 Silicon Nitride Best Efforts: A. B, C. D N.rw In-House Capability Potential Replacement
Coating / Retes t and E for liemietie Packages
13.	 Multiple-Chip TCC Best Efforts:	 E initial Conceptual
Investi gation and Proof of
Performance
00
roz
ro
r
^roC^a
Candidate Devices:
A: 14 Pad Type 5400	 B: 18-Pad Type 1924 q 	 C: 82- pad ECL/MUX	 D: 48-Pad Type 2903
Dual Quad NAND Gates	 Microprocessor RAM	 Low-Pwr. Schottky CPU
E: 16-Pad 394-	 F: 64- pad 15114
Element STAR	 Element STAR
A!
a
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FLOW CHART LISTING
1. Summary Process Flow Chart from Wafer to Final Assembly
and Test
2. Hybrid Microcircuit Assembly Process
3, Hybrid Microcuircuit Acceptance Testing Process
4. Thick-Film Substrate Fabrication Process
5. Thick-Film Multilayer Substrate Fabrication Process
6, Thin-Film Substrate Fabrication Process
7, Thin-Film Multilayer Air Gap Process
8. Thin-Film Substrate Metallization Process
9. Printed Wiring Board Assembly Process for Surface-Mounted
Components
10. Printed Wiring Board Assembly Process for DIP's
11. Typical Printed Wiring Board Processing Sequences
12. Large Area Hybrid Process
13, Tape Chip Carrier Process
14. Buried Multilayer Ceramic Substrate Fabrication Process
15. Hermetic Chip Carrier (HCC) Process
16. Process Sequence Flow Chart for a High Power Transistor
Captive Line
17. Flip Chip Processing and Assembly
18. Beam Lead Processing and Chip Assembly
19. MOS Integrated Circuit Chip Packaging Process
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Flow Chart 1. Summary process flow chart from wafer to assembly and test.
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Flow Chart 4. Thick-film substrate fabrication process.
slEesrRATE
USISTRAT
CONOSICTOP	 }IRE
JJJ	 IIILLL
r^l
1	 (
SCRIE
C^ A POSTS
R	 ORY
aIECOAT RIC
PE AT FOR ♦ AC H CON
I IL)UCIIIll4
TCIA LE VEL
RyAN
-	 C OFIRE^O "COATRIC	 FIRE	
v15u AL
RI
SC
TOP N	FIRE	 ELEC HDICAL	 RE IS OR	 ANDCa
 FME	 TRSA	 CLEAN	 iTORARE
CONDUCTOR	
_T£Sl	 INKS
	
OVERGLAZE	 RE515TORS
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Flow Chart 7, Thin-film multilayer air gap process,
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Flow Chart 12, Large area hybrid process,
xIN At
qC
IhSriC^ Fah
A-11
r WIND
--►^ T APE ON
	 I
REELSL^ J7
I
PLATE
FOIE
POLVIMIDE
	 q OPPER
TAPE 35 MM	 FOIL
TAPE
	
LAMINATE	 PHOTO RESISTPE RSONALITT	 1014 TO	 COAT, EXPOSE	 ETCH FOIL
PUNCH	 TAPE	 AND DEVELOP
GLASSIVATED
SFMICONOUCTOR
	 ADHESIVE
WAFER
DC PROBE	 y	 GLASS SPUTTER0ARRILR APPLY RESIST,EXPOSE, ELE._ TROPLATEGOLD BUMPS
^!TESTS	 RE COATINGL-- -T--j LAYER
-fi
DEVELOP ON WAFER
-
STR11`
ETCH OFF
UNWANTED DC EIEC CHIP	 INNER LEAD IRESIST W TI AND TES J
GOLC
SLY ARATION^	 BONG CHIPSTO T APE
T1I
1
BURN IN AND CODE TnPt STC RAGE DEPOSIT LpOxV	 OUTER LEAD iIN ISHELEC TEST FOR DEVI„k FOR M^BRID ONCHIPMOUNT IN 	 BONO CHIPS HYBRIDON IAPE CH Al AC TI RISTIC S AS! PADS	 TO HrBRIU 435EMBlY
SUBSTRATE AND fkSl
HY BRID
SV BSTRA TE
	
[	 PWBI -^--T
F- DUTEn EAO--1 rMOl O-I	 r-ASSE.BLEBOND CHIPS	 DIP	 I-^ Tf ST	 ♦• 	 DIP TOI f	 rTO DIPLLEADI - ___j PACK AGF	 O'p	 I	 IWB^^	 L_ J L_ _—J
Flow Chart 13. Tape chip carrier process,
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Flow Chart 15. Hermetic chip carrier (HCC) process.
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Flow Chart lb. Process sequence flow chart for a high power transistor captive line.
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Flow Chart 17, Flip chip processing and assembly.
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Flow Chart 18,	 Beam lead processing and chip assembly,
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Flow Chart 19. MOS integrated circuit chip packaging; process.
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